summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/sim/data
diff options
context:
space:
mode:
Diffstat (limited to 'manufacturer/altera/cyclone10_lp/sim/data')
-rw-r--r--manufacturer/altera/cyclone10_lp/sim/data/etoe0.dat52
-rw-r--r--manufacturer/altera/cyclone10_lp/sim/data/etoe1.dat42
-rw-r--r--manufacturer/altera/cyclone10_lp/sim/data/etoe2.dat66
3 files changed, 77 insertions, 83 deletions
diff --git a/manufacturer/altera/cyclone10_lp/sim/data/etoe0.dat b/manufacturer/altera/cyclone10_lp/sim/data/etoe0.dat
index 59e747a..76b1583 100644
--- a/manufacturer/altera/cyclone10_lp/sim/data/etoe0.dat
+++ b/manufacturer/altera/cyclone10_lp/sim/data/etoe0.dat
@@ -7,9 +7,9 @@
D5
02 // Dest MAC Address
00
-02
03
04
+04
05
C8 // Source MAC Address
F7
@@ -41,19 +41,19 @@ A8
65
30 // UDP Source Port
00
-90 // UDP Dest Port
-20
+20 // UDP Dest Port
+30
00 // UDP Length
-0f
-AC // UDP Checksum
-E6
-00
-00
-00
-00
-05
-06
-07
+12
+00 // UDP Checksum
+00
+01
+01
+01
+01
+01
+01
+01
08
09
0A
@@ -69,7 +69,7 @@ E6
E3 //
95
184
-ff // Idle Clocks * 16
+40 // Idle Clocks * 16
55 // Preamble
55
55
@@ -80,8 +80,8 @@ D5
02 // Dest MAC Address
00
02
-03
-04
+05
+06
05
C8 // Source MAC Address
F7
@@ -113,19 +113,19 @@ A8
65
30 // UDP Source Port
00
-90 // UDP Dest Port
-20
+00 // UDP Dest Port
+50
00 // UDP Length
-0f
+12
AC // UDP Checksum
E6
-00
-00
-00
-00
-05
-06
-07
+01
+01
+01
+01
+01
+01
+01
08
09
0A
diff --git a/manufacturer/altera/cyclone10_lp/sim/data/etoe1.dat b/manufacturer/altera/cyclone10_lp/sim/data/etoe1.dat
index ca1df41..e65674a 100644
--- a/manufacturer/altera/cyclone10_lp/sim/data/etoe1.dat
+++ b/manufacturer/altera/cyclone10_lp/sim/data/etoe1.dat
@@ -5,12 +5,12 @@
55
55
D5
-02 // Dest MAC Address
-00
+01 // Dest MAC Address
02
03
04
05
+06
C8 // Source MAC Address
F7
50
@@ -41,19 +41,19 @@ A8
65
30 // UDP Source Port
00
-90 // UDP Dest Port
+70 // UDP Dest Port
00
00 // UDP Length
-0f
+12
AC // UDP Checksum
E6
-01
-01
-01
-01
-05
-06
-07
+02
+02
+02
+02
+02
+02
+02
08
09
0A
@@ -69,7 +69,7 @@ E6
E3 //
95
184
-ff // Idle Clocks * 16
+30 // Idle Clocks * 16
55 // Preamble
55
55
@@ -113,19 +113,19 @@ A8
65
30 // UDP Source Port
00
-90 // UDP Dest Port
-20
+70 // UDP Dest Port
+00
00 // UDP Length
-0f
+12
AC // UDP Checksum
E6
-01
02
-03
-04
-05
-06
-07
+02
+02
+02
+02
+02
+02
08
09
0A
diff --git a/manufacturer/altera/cyclone10_lp/sim/data/etoe2.dat b/manufacturer/altera/cyclone10_lp/sim/data/etoe2.dat
index ad08f1b..5607da4 100644
--- a/manufacturer/altera/cyclone10_lp/sim/data/etoe2.dat
+++ b/manufacturer/altera/cyclone10_lp/sim/data/etoe2.dat
@@ -5,12 +5,12 @@
55
55
D5
-02 // Dest MAC Address
-00
-02
-03
-04
-05
+0a // Dest MAC Address
+0b
+0c
+0d
+0e
+0f
C8 // Source MAC Address
F7
50
@@ -41,19 +41,19 @@ A8
65
30 // UDP Source Port
00
-90 // UDP Dest Port
-00
+20 // UDP Dest Port
+aa
00 // UDP Length
0f
AC // UDP Checksum
E6
-02
-02
-02
-02
-05
-06
-07
+03
+03
+03
+03
+03
+03
+03
08
09
0A
@@ -62,14 +62,11 @@ E6
0D
0E
0F
-10
-11
-12
71 // FCS
E3 //
95
184
-ff // Idle Clocks * 16
+20 // Idle Clocks * 16
55 // Preamble
55
55
@@ -77,12 +74,12 @@ ff // Idle Clocks * 16
55
55
D5
-02 // Dest MAC Address
-00
-02
-03
-04
-05
+0a // Dest MAC Address
+0b
+0c
+0d
+0e
+0f
C8 // Source MAC Address
F7
50
@@ -113,19 +110,19 @@ A8
65
30 // UDP Source Port
00
-90 // UDP Dest Port
-20
+20 // UDP Dest Port
+ab
00 // UDP Length
0f
AC // UDP Checksum
E6
-01
-02
03
-04
-05
-06
-07
+03
+03
+03
+03
+03
+03
08
09
0A
@@ -134,9 +131,6 @@ E6
0D
0E
0F
-10
-11
-12
71 // FCS
E3 //
95

Highly Recommended Verilog Books