summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/sim/data/etoe0.dat
diff options
context:
space:
mode:
Diffstat (limited to 'manufacturer/altera/cyclone10_lp/sim/data/etoe0.dat')
-rw-r--r--manufacturer/altera/cyclone10_lp/sim/data/etoe0.dat52
1 files changed, 26 insertions, 26 deletions
diff --git a/manufacturer/altera/cyclone10_lp/sim/data/etoe0.dat b/manufacturer/altera/cyclone10_lp/sim/data/etoe0.dat
index 59e747a..76b1583 100644
--- a/manufacturer/altera/cyclone10_lp/sim/data/etoe0.dat
+++ b/manufacturer/altera/cyclone10_lp/sim/data/etoe0.dat
@@ -7,9 +7,9 @@
D5
02 // Dest MAC Address
00
-02
03
04
+04
05
C8 // Source MAC Address
F7
@@ -41,19 +41,19 @@ A8
65
30 // UDP Source Port
00
-90 // UDP Dest Port
-20
+20 // UDP Dest Port
+30
00 // UDP Length
-0f
-AC // UDP Checksum
-E6
-00
-00
-00
-00
-05
-06
-07
+12
+00 // UDP Checksum
+00
+01
+01
+01
+01
+01
+01
+01
08
09
0A
@@ -69,7 +69,7 @@ E6
E3 //
95
184
-ff // Idle Clocks * 16
+40 // Idle Clocks * 16
55 // Preamble
55
55
@@ -80,8 +80,8 @@ D5
02 // Dest MAC Address
00
02
-03
-04
+05
+06
05
C8 // Source MAC Address
F7
@@ -113,19 +113,19 @@ A8
65
30 // UDP Source Port
00
-90 // UDP Dest Port
-20
+00 // UDP Dest Port
+50
00 // UDP Length
-0f
+12
AC // UDP Checksum
E6
-00
-00
-00
-00
-05
-06
-07
+01
+01
+01
+01
+01
+01
+01
08
09
0A

Highly Recommended Verilog Books