summaryrefslogtreecommitdiffhomepage
BranchCommit messageAuthorAge
darsenamanu: prune and rename to make currentPrivate Island Networks13 months
gpioproject: add gpio revision to support daughter board I/O renamingPrivate Island Networks Inc.2 weeks
mastersim: update sim related files for website article https://privateisland.tech/...Private Island Networks Inc3 weeks
pkt_gensim: upddate mpf project file, tb, and sim scripts to support first pass pkt_genPrivate Island Networks Inc3 weeks
 
 
AgeCommit messageAuthor
2026-06-29sim: update sim related files for website article https://privateisland.tech/...HEADmasterPrivate Island Networks Inc
2026-02-03mle: patch files to support FSM3, MLE header, and bug fixesPrivate Island Networks Inc
2025-12-21README: update for BetsyPrivate Island Networks Inc
2025-12-21betsy: preliminary beta snapshotPrivate Island Networks Inc
2025-12-21simulation: remove top level directoryPrivate Island Networks Inc
2025-12-21python: add python unit test scriptsPrivate Island Networks Inc
2025-09-01cont: update controller complex for Betsy: see privateisland.tech/dev/pi-cont...Private Island Networks
2025-09-01rename source to srcPrivate Island Networks
2025-07-03manu: prune and rename to make currentdarsenaPrivate Island Networks
2023-12-27drop_fifo: fix up logic when packets are droppedPrivate Island Networks Inc
[...]
 
Clone
https://privateisland.tech/repos/cgit.cgi/privateisland
generated by cgit v1.2.3-8-gadcc (git 2.29.0) at 2026-07-23 18:39:53 +0000

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute
The Verilog Hardware Description Language
Verilog HDL A Guide to Digital Design and Synthesis