summaryrefslogtreecommitdiffhomepage
BranchCommit messageAuthorAge
darsenamanu: prune and rename to make currentPrivate Island Networks6 months
masterREADME: update for BetsyPrivate Island Networks Inc12 days
 
 
AgeCommit messageAuthor
12 daysREADME: update for BetsyHEADmasterPrivate Island Networks Inc
12 daysbetsy: preliminary beta snapshotPrivate Island Networks Inc
12 dayssimulation: remove top level directoryPrivate Island Networks Inc
12 dayspython: add python unit test scriptsPrivate Island Networks Inc
2025-09-01cont: update controller complex for Betsy: see privateisland.tech/dev/pi-cont...Private Island Networks
2025-09-01rename source to srcPrivate Island Networks
2025-07-03manu: prune and rename to make currentdarsenaPrivate Island Networks
2023-12-27drop_fifo: fix up logic when packets are droppedPrivate Island Networks Inc
2021-06-30controller: rm i2c_fifo_priority because it is no longer usedmindchasers
2021-06-30top/controller: re i2c_fifo_priority because it is no longer usedmindchasers
[...]
 
Clone
https://privateisland.tech/repos/cgit.cgi/privateisland
generated by cgit v1.2.3-8-gadcc (git 2.29.0) at 2026-01-03 03:54:05 +0000

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute
The Verilog Hardware Description Language
Verilog HDL A Guide to Digital Design and Synthesis