summaryrefslogtreecommitdiffhomepage
diff options
context:
space:
mode:
authormindchasers <privateisland@mindchasers.com>2021-03-02 13:07:30 -0500
committermindchasers <privateisland@mindchasers.com>2021-03-02 13:07:30 -0500
commit8b96e99d5019a8e67ba1d633fddd7a9ef050654a (patch)
tree85ab0851deb891007368bc2f483abbbc159de976
parent6b7116690b5d5be2c0b1481e6952d1bbe28a5bce (diff)
pkt_filter: add wire for match
-rw-r--r--source/pkt_filter.v6
1 files changed, 4 insertions, 2 deletions
diff --git a/source/pkt_filter.v b/source/pkt_filter.v
index e632d32..9140c74 100644
--- a/source/pkt_filter.v
+++ b/source/pkt_filter.v
@@ -1,7 +1,7 @@
/*
* pkt_filter.v
*
- * Copyright (C) 2018, 2019 Mind Chasers Inc.
+ * Copyright 2018, 2019, 2020, 2021 Mind Chasers Inc.
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
@@ -48,7 +48,8 @@ module pkt_filter #(parameter DEPTH = 4,
output reg keep
);
-reg trigger_m1;
+reg trigger_m1;
+wire match;
/* trigger_m1 is used to sync the CAM search with testing the results below */
@@ -91,3 +92,4 @@ cam #(.DEPTH(DEPTH), .DEPTHW(DEPTHW), .WIDTH(WIDTH)) cam_0(
endmodule
+

Highly Recommended Verilog Books