summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/sim/data/etoe2.dat
diff options
context:
space:
mode:
Diffstat (limited to 'manufacturer/altera/cyclone10_lp/sim/data/etoe2.dat')
-rw-r--r--manufacturer/altera/cyclone10_lp/sim/data/etoe2.dat66
1 files changed, 30 insertions, 36 deletions
diff --git a/manufacturer/altera/cyclone10_lp/sim/data/etoe2.dat b/manufacturer/altera/cyclone10_lp/sim/data/etoe2.dat
index ad08f1b..5607da4 100644
--- a/manufacturer/altera/cyclone10_lp/sim/data/etoe2.dat
+++ b/manufacturer/altera/cyclone10_lp/sim/data/etoe2.dat
@@ -5,12 +5,12 @@
55
55
D5
-02 // Dest MAC Address
-00
-02
-03
-04
-05
+0a // Dest MAC Address
+0b
+0c
+0d
+0e
+0f
C8 // Source MAC Address
F7
50
@@ -41,19 +41,19 @@ A8
65
30 // UDP Source Port
00
-90 // UDP Dest Port
-00
+20 // UDP Dest Port
+aa
00 // UDP Length
0f
AC // UDP Checksum
E6
-02
-02
-02
-02
-05
-06
-07
+03
+03
+03
+03
+03
+03
+03
08
09
0A
@@ -62,14 +62,11 @@ E6
0D
0E
0F
-10
-11
-12
71 // FCS
E3 //
95
184
-ff // Idle Clocks * 16
+20 // Idle Clocks * 16
55 // Preamble
55
55
@@ -77,12 +74,12 @@ ff // Idle Clocks * 16
55
55
D5
-02 // Dest MAC Address
-00
-02
-03
-04
-05
+0a // Dest MAC Address
+0b
+0c
+0d
+0e
+0f
C8 // Source MAC Address
F7
50
@@ -113,19 +110,19 @@ A8
65
30 // UDP Source Port
00
-90 // UDP Dest Port
-20
+20 // UDP Dest Port
+ab
00 // UDP Length
0f
AC // UDP Checksum
E6
-01
-02
03
-04
-05
-06
-07
+03
+03
+03
+03
+03
+03
08
09
0A
@@ -134,9 +131,6 @@ E6
0D
0E
0F
-10
-11
-12
71 // FCS
E3 //
95

Highly Recommended Verilog Books