summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/sim/.gitignore
blob: d2f09b4a3cc1b16c066b3f493ea233abc019915e (plain) 
1
2
3
4
5
6
7
8
9
10
11
12

aldec/
libraries/
work/
rtl_work/
vsim.wlf
wlf*
transcript
*.mti
*.orig
*.bak
tcl_*
msim_transcript
generated by cgit v1.2.3-8-gadcc (git 2.29.0) at 2026-01-03 13:22:06 +0000

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute
The Verilog Hardware Description Language
Verilog HDL A Guide to Digital Design and Synthesis