summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/sim
ModeNameSize
-rw-r--r--.gitignore100logplain
d---------data241logplain
d---------lin146logplain
-rw-r--r--sim.do202logplain
d---------src33logplain
d---------wav256logplain
d---------win77logplain

Highly Recommended Verilog Books