sim.do « sim « cyclone10_lp « altera « manufacturer - privateisland - FPGA network processor

summary refs log tree commit diff homepage

path: root/manufacturer/altera/cyclone10_lp/sim/sim.do

blob: 60d9627c9952f1008d0b530ef37e1f095a436fb1 (plain)

vsim -voptargs="+acc" -i -l msim_transcript work.tb -L work -L rtl_work \
-L lpm_ver -L sgate_ver -L altera_ver -L altera_mf_ver -L altera_lnsim_ver \
-L altera_ver -L altera_mf_ver -L cyclone10lp_ver

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute

The Verilog Hardware Description Language

Verilog HDL A Guide to Digital Design and Synthesis