summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/sim/sim.do
diff options
context:
space:
mode:
authorPrivate Island Networks Inc <opensource@privateisland.tech>2025-12-21 20:51:04 -0500
committerPrivate Island Networks Inc <opensource@privateisland.tech>2025-12-21 20:51:04 -0500
commit7b1b5e7eb712d41888398934834cae730e0aa5a0 (patch)
tree8b8aba85e19a079fbbd4962c57ff89ca701c6e4d /manufacturer/altera/cyclone10_lp/sim/sim.do
parentf4bdc9f4365d3a3ce3f906e68cd018cb57561e56 (diff)
betsy: preliminary beta snapshot
Diffstat (limited to 'manufacturer/altera/cyclone10_lp/sim/sim.do')
-rw-r--r--manufacturer/altera/cyclone10_lp/sim/sim.do4
1 files changed, 4 insertions, 0 deletions
diff --git a/manufacturer/altera/cyclone10_lp/sim/sim.do b/manufacturer/altera/cyclone10_lp/sim/sim.do
new file mode 100644
index 0000000..60d9627
--- /dev/null
+++ b/manufacturer/altera/cyclone10_lp/sim/sim.do
@@ -0,0 +1,4 @@
+vsim -voptargs="+acc" -i -l msim_transcript work.tb -L work -L rtl_work \
+-L lpm_ver -L sgate_ver -L altera_ver -L altera_mf_ver -L altera_lnsim_ver \
+-L altera_ver -L altera_mf_ver -L cyclone10lp_ver
+

Highly Recommended Verilog Books