summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/sim/.gitignore
diff options
context:
space:
mode:
authorPrivate Island Networks Inc <opensource@privateisland.tech>2025-12-21 20:51:04 -0500
committerPrivate Island Networks Inc <opensource@privateisland.tech>2025-12-21 20:51:04 -0500
commit7b1b5e7eb712d41888398934834cae730e0aa5a0 (patch)
tree8b8aba85e19a079fbbd4962c57ff89ca701c6e4d /manufacturer/altera/cyclone10_lp/sim/.gitignore
parentf4bdc9f4365d3a3ce3f906e68cd018cb57561e56 (diff)
betsy: preliminary beta snapshot
Diffstat (limited to 'manufacturer/altera/cyclone10_lp/sim/.gitignore')
-rw-r--r--manufacturer/altera/cyclone10_lp/sim/.gitignore12
1 files changed, 12 insertions, 0 deletions
diff --git a/manufacturer/altera/cyclone10_lp/sim/.gitignore b/manufacturer/altera/cyclone10_lp/sim/.gitignore
new file mode 100644
index 0000000..d2f09b4
--- /dev/null
+++ b/manufacturer/altera/cyclone10_lp/sim/.gitignore
@@ -0,0 +1,12 @@
+aldec/
+libraries/
+work/
+rtl_work/
+vsim.wlf
+wlf*
+transcript
+*.mti
+*.orig
+*.bak
+tcl_*
+msim_transcript

Highly Recommended Verilog Books