summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/sim/.gitignore
diff options
context:
space:
mode:
Diffstat (limited to 'manufacturer/altera/cyclone10_lp/sim/.gitignore')
-rw-r--r--manufacturer/altera/cyclone10_lp/sim/.gitignore12
1 files changed, 12 insertions, 0 deletions
diff --git a/manufacturer/altera/cyclone10_lp/sim/.gitignore b/manufacturer/altera/cyclone10_lp/sim/.gitignore
new file mode 100644
index 0000000..d2f09b4
--- /dev/null
+++ b/manufacturer/altera/cyclone10_lp/sim/.gitignore
@@ -0,0 +1,12 @@
+aldec/
+libraries/
+work/
+rtl_work/
+vsim.wlf
+wlf*
+transcript
+*.mti
+*.orig
+*.bak
+tcl_*
+msim_transcript

Highly Recommended Verilog Books