summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/ip/rgmii_txd/ddro.bsf
diff options
context:
space:
mode:
Diffstat (limited to 'manufacturer/altera/cyclone10_lp/ip/rgmii_txd/ddro.bsf')
-rw-r--r--manufacturer/altera/cyclone10_lp/ip/rgmii_txd/ddro.bsf79
1 files changed, 79 insertions, 0 deletions
diff --git a/manufacturer/altera/cyclone10_lp/ip/rgmii_txd/ddro.bsf b/manufacturer/altera/cyclone10_lp/ip/rgmii_txd/ddro.bsf
new file mode 100644
index 0000000..1cf5c0d
--- /dev/null
+++ b/manufacturer/altera/cyclone10_lp/ip/rgmii_txd/ddro.bsf
@@ -0,0 +1,79 @@
+/*
+WARNING: Do NOT edit the input and output ports in this file in a text
+editor if you plan to continue editing the block that represents it in
+the Block Editor! File corruption is VERY likely to occur.
+*/
+/*
+Copyright (C) 2025 Altera Corporation. All rights reserved.
+Your use of Altera Corporation's design tools, logic functions
+and other software and tools, and any partner logic
+functions, and any output files from any of the foregoing
+(including device programming or simulation files), and any
+associated documentation or information are expressly subject
+to the terms and conditions of the Altera Program License
+Subscription Agreement, the Altera Quartus Prime License Agreement,
+the Altera IP License Agreement, or other applicable license
+agreement, including, without limitation, that your use is for
+the sole purpose of programming logic devices manufactured by
+Altera and sold by Altera or its authorized distributors. Please
+refer to the Altera Software License Subscription Agreements
+on the Quartus Prime software download page.
+*/
+(header "symbol" (version "1.2"))
+(symbol
+ (rect 0 0 224 144)
+ (text "ddro" (rect 99 -2 133 16)(font "Dialog" (font_size 10)))
+ (text "inst" (rect 8 129 24 140)(font "Arial" ))
+ (port
+ (pt 0 48)
+ (input)
+ (text "datain_h[5..0]" (rect 0 0 82 15)(font "Dialog" (font_size 8)))
+ (text "datain_h[5..0]" (rect 4 33 73 47)(font "Dialog" (font_size 8)))
+ (line (pt 0 48)(pt 80 48)(line_width 3))
+ )
+ (port
+ (pt 0 64)
+ (input)
+ (text "datain_l[5..0]" (rect 0 0 79 15)(font "Dialog" (font_size 8)))
+ (text "datain_l[5..0]" (rect 4 49 69 63)(font "Dialog" (font_size 8)))
+ (line (pt 0 64)(pt 80 64)(line_width 3))
+ )
+ (port
+ (pt 0 80)
+ (input)
+ (text "oe" (rect 0 0 15 15)(font "Dialog" (font_size 8)))
+ (text "oe" (rect 4 65 16 79)(font "Dialog" (font_size 8)))
+ (line (pt 0 80)(pt 80 80))
+ )
+ (port
+ (pt 0 96)
+ (input)
+ (text "outclock" (rect 0 0 51 15)(font "Dialog" (font_size 8)))
+ (text "outclock" (rect 4 81 47 95)(font "Dialog" (font_size 8)))
+ (line (pt 0 96)(pt 80 96))
+ )
+ (port
+ (pt 0 112)
+ (input)
+ (text "aclr" (rect 0 0 22 15)(font "Dialog" (font_size 8)))
+ (text "aclr" (rect 4 97 23 111)(font "Dialog" (font_size 8)))
+ (line (pt 0 112)(pt 80 112))
+ )
+ (port
+ (pt 224 48)
+ (output)
+ (text "dataout[5..0]" (rect 0 0 79 15)(font "Dialog" (font_size 8)))
+ (text "dataout[5..0]" (rect 168 33 233 47)(font "Dialog" (font_size 8)))
+ (line (pt 224 48)(pt 144 48)(line_width 3))
+ )
+ (drawing
+ (line (pt 80 32)(pt 144 32))
+ (line (pt 144 32)(pt 144 128))
+ (line (pt 80 128)(pt 144 128))
+ (line (pt 80 32)(pt 80 128))
+ (line (pt 0 0)(pt 224 0))
+ (line (pt 224 0)(pt 224 144))
+ (line (pt 0 144)(pt 224 144))
+ (line (pt 0 0)(pt 0 144))
+ )
+)

Highly Recommended Verilog Books