summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/ip/rgmii_rxd/ddri.qip
diff options
context:
space:
mode:
Diffstat (limited to 'manufacturer/altera/cyclone10_lp/ip/rgmii_rxd/ddri.qip')
-rw-r--r--manufacturer/altera/cyclone10_lp/ip/rgmii_rxd/ddri.qip10
1 files changed, 10 insertions, 0 deletions
diff --git a/manufacturer/altera/cyclone10_lp/ip/rgmii_rxd/ddri.qip b/manufacturer/altera/cyclone10_lp/ip/rgmii_rxd/ddri.qip
new file mode 100644
index 0000000..18f0cc0
--- /dev/null
+++ b/manufacturer/altera/cyclone10_lp/ip/rgmii_rxd/ddri.qip
@@ -0,0 +1,10 @@
+set_global_assignment -name IP_TOOL_NAME "ALTDDIO_IN"
+set_global_assignment -name IP_TOOL_VERSION "25.1"
+set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "{Cyclone 10 LP}"
+set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "ddri.v"]
+set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "ddri.bsf"]
+set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "ddri_inst.v"]
+set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "ddri_bb.v"]
+set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "ddri.inc"]
+set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "ddri.cmp"]
+set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "ddri.ppf"]

Highly Recommended Verilog Books