summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/ip/rgmii_rxd/ddri.bsf
diff options
context:
space:
mode:
Diffstat (limited to 'manufacturer/altera/cyclone10_lp/ip/rgmii_rxd/ddri.bsf')
-rw-r--r--manufacturer/altera/cyclone10_lp/ip/rgmii_rxd/ddri.bsf65
1 files changed, 65 insertions, 0 deletions
diff --git a/manufacturer/altera/cyclone10_lp/ip/rgmii_rxd/ddri.bsf b/manufacturer/altera/cyclone10_lp/ip/rgmii_rxd/ddri.bsf
new file mode 100644
index 0000000..c5f6b16
--- /dev/null
+++ b/manufacturer/altera/cyclone10_lp/ip/rgmii_rxd/ddri.bsf
@@ -0,0 +1,65 @@
+/*
+WARNING: Do NOT edit the input and output ports in this file in a text
+editor if you plan to continue editing the block that represents it in
+the Block Editor! File corruption is VERY likely to occur.
+*/
+/*
+Copyright (C) 2025 Altera Corporation. All rights reserved.
+Your use of Altera Corporation's design tools, logic functions
+and other software and tools, and any partner logic
+functions, and any output files from any of the foregoing
+(including device programming or simulation files), and any
+associated documentation or information are expressly subject
+to the terms and conditions of the Altera Program License
+Subscription Agreement, the Altera Quartus Prime License Agreement,
+the Altera IP License Agreement, or other applicable license
+agreement, including, without limitation, that your use is for
+the sole purpose of programming logic devices manufactured by
+Altera and sold by Altera or its authorized distributors. Please
+refer to the Altera Software License Subscription Agreements
+on the Quartus Prime software download page.
+*/
+(header "symbol" (version "1.2"))
+(symbol
+ (rect 0 0 208 96)
+ (text "ddri" (rect 93 -2 122 16)(font "Dialog" (font_size 10)))
+ (text "inst" (rect 8 81 24 92)(font "Arial" ))
+ (port
+ (pt 0 48)
+ (input)
+ (text "datain[4..0]" (rect 0 0 69 15)(font "Dialog" (font_size 8)))
+ (text "datain[4..0]" (rect 4 33 61 47)(font "Dialog" (font_size 8)))
+ (line (pt 0 48)(pt 64 48)(line_width 3))
+ )
+ (port
+ (pt 0 64)
+ (input)
+ (text "inclock" (rect 0 0 42 15)(font "Dialog" (font_size 8)))
+ (text "inclock" (rect 4 49 39 63)(font "Dialog" (font_size 8)))
+ (line (pt 0 64)(pt 64 64))
+ )
+ (port
+ (pt 208 48)
+ (output)
+ (text "dataout_l[4..0]" (rect 0 0 87 15)(font "Dialog" (font_size 8)))
+ (text "dataout_l[4..0]" (rect 146 33 219 47)(font "Dialog" (font_size 8)))
+ (line (pt 208 48)(pt 128 48)(line_width 3))
+ )
+ (port
+ (pt 208 64)
+ (output)
+ (text "dataout_h[4..0]" (rect 0 0 92 15)(font "Dialog" (font_size 8)))
+ (text "dataout_h[4..0]" (rect 142 49 219 63)(font "Dialog" (font_size 8)))
+ (line (pt 208 64)(pt 128 64)(line_width 3))
+ )
+ (drawing
+ (line (pt 64 32)(pt 128 32))
+ (line (pt 128 32)(pt 128 80))
+ (line (pt 64 80)(pt 128 80))
+ (line (pt 64 32)(pt 64 80))
+ (line (pt 0 0)(pt 208 0))
+ (line (pt 208 0)(pt 208 96))
+ (line (pt 0 96)(pt 208 96))
+ (line (pt 0 0)(pt 0 96))
+ )
+)

Highly Recommended Verilog Books