summaryrefslogtreecommitdiffhomepage
path: root/source
AgeCommit message (Collapse)Author
2023-12-27drop_fifo: fix up logic when packets are droppedHEADmasterPrivate Island Networks Inc
2021-06-30controller: rm i2c_fifo_priority because it is no longer usedmindchasers
2021-03-02switch: add tx_src_selmindchasers
2021-03-02spi: fix write bugmindchasers
2021-03-02pkt_filter: add wire for matchmindchasers
2021-03-02directives: clean up, default is now to define a GIGE shield presentmindchasers
2021-03-02controller: clean up, tx_metrics becomes tx_custommindchasers
2021-03-02drop_fifo: first pass at a simplified approachmindchasers
2021-03-02mac: use an module rather than embedding logic, minor cleanupsmindchasers
2021-03-02an: encapsulate a simpliied version of SGMII auto negotiationmindchasers
2020-11-26project: remove DARSENA_V01 support and minor cleanupmindchasers
2020-11-20top: move darsena top under ecp5um foldermindchasers
2020-11-19fifos: remove specific sized fifosmindchasers
2020-11-19top: add support for custom packet and misc. cleanupsmindchasers
2020-11-19switch: add support for custom packetsmindchasers
2020-11-19mac: update for custom packets and clean up logicmindchasers
2020-11-16sgmii_params: add additional K codesmindchasers
2020-11-16eth_params: add TX_MODE_CUSTOM to support custom MAC layersmindchasers
2020-11-16directives: rename file and update for new optionsmindchasers
2020-11-15ecp5um project: restructure so we can add more devicesmindchasers
2020-10-01link_timer: Generate link timer pulse (1.6 and 10 ms) per SGMII and IEEE 802.3mindchasers
2019-07-08top: fix typo for debug defines: DEBUG_I2Cmindchasers
2019-05-01initial commit, all basic functions work on Darsena V02mindchasers
generated by cgit v1.2.3-8-gadcc (git 2.29.0) at 2024-10-10 05:34:35 +0000

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute
The Verilog Hardware Description Language
Verilog HDL A Guide to Digital Design and Synthesis