summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/ip/pll/pll.ppf
diff options
context:
space:
mode:
Diffstat (limited to 'manufacturer/altera/cyclone10_lp/ip/pll/pll.ppf')
-rw-r--r--manufacturer/altera/cyclone10_lp/ip/pll/pll.ppf12
1 files changed, 12 insertions, 0 deletions
diff --git a/manufacturer/altera/cyclone10_lp/ip/pll/pll.ppf b/manufacturer/altera/cyclone10_lp/ip/pll/pll.ppf
new file mode 100644
index 0000000..f563c40
--- /dev/null
+++ b/manufacturer/altera/cyclone10_lp/ip/pll/pll.ppf
@@ -0,0 +1,12 @@
+<?xml version="1.0" encoding="UTF-8" ?>
+<!DOCTYPE pinplan>
+<pinplan intended_family="Cyclone 10 LP" variation_name="pll" megafunction_name="ALTPLL" specifies="all_ports">
+<global>
+<pin name="areset" direction="input" scope="external" />
+<pin name="inclk0" direction="input" scope="external" source="clock" />
+<pin name="c0" direction="output" scope="external" source="clock" />
+<pin name="c1" direction="output" scope="external" source="clock" />
+<pin name="locked" direction="output" scope="external" />
+
+</global>
+</pinplan>

Highly Recommended Verilog Books