ml_module_agilex3 - ML Module using Agilex 3 for Betsy

summary refs log tree commit diff homepage

path: root/.gitignore

diff options

Diffstat (limited to '.gitignore')

-rw-r--r--

1

1 files changed, 1 insertions, 0 deletions

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute

The Verilog Hardware Description Language

Verilog HDL A Guide to Digital Design and Synthesis