summaryrefslogtreecommitdiffhomepage
BranchCommit messageAuthorAge
masterproject: create starting sheets for project and populate FPGA banksPrivate Island Networks Inc.8 days
 
 
AgeCommit messageAuthor
8 daysproject: create starting sheets for project and populate FPGA banksHEADmasterPrivate Island Networks Inc.
8 daysSYMBOLS: import Kevin's A3CY050B schematic symbol and make editorial changes ...Private Island Networks Inc.
9 daysadd Agilex 3 PCB Footprint to symbol folder and place in PCBPrivate Island Networks Inc.
2026-05-10add LTM4668A Quad Regulator and MT25Q Config ROMPrivate Island Networks Inc.
2026-05-06initial commit of design template + starting local librariesPrivate Island Networks Inc.
 
Clone
https://privateisland.tech/repos/cgit.cgi/ml_module_agilex3

Highly Recommended Verilog Books