ml_module_agilex3 - ML Module using Agilex 3 for Betsy

summary refs log tree commit diff homepage

Branch	Commit message	Author	Age
master	project: create starting sheets for project and populate FPGA banks	Private Island Networks Inc.	8 days

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute

The Verilog Hardware Description Language

Verilog HDL A Guide to Digital Design and Synthesis