summaryrefslogtreecommitdiffhomepage
path: root/ml_module_agilex3.kicad_dru
diff options
context:
space:
mode:
authorPrivate Island Networks Inc. <opensource@privateisland.tech>2026-06-05 19:46:16 -0400
committerPrivate Island Networks Inc. <opensource@privateisland.tech>2026-06-05 19:46:16 -0400
commit2e1a3767cf2d11cbfdc417ef1041889e2b656af8 (patch)
treeb9abb4e1bb980fe631375d2e925a8b3b42bcb554 /ml_module_agilex3.kicad_dru
parent1798425b06c336942d2425b4bff13fdbdd4690e8 (diff)
update Agliex footprint and symbol, all schematic pages, move bank 3A to lpddr, create initial FPGA trace, import power circuit
Diffstat (limited to 'ml_module_agilex3.kicad_dru')
-rw-r--r--ml_module_agilex3.kicad_dru1
1 files changed, 1 insertions, 0 deletions
diff --git a/ml_module_agilex3.kicad_dru b/ml_module_agilex3.kicad_dru
new file mode 100644
index 0000000..575162e
--- /dev/null
+++ b/ml_module_agilex3.kicad_dru
@@ -0,0 +1 @@
+(version 1)

Highly Recommended Verilog Books