summaryrefslogtreecommitdiffhomepage
path: root/fp-lib-table
diff options
context:
space:
mode:
authorPrivate Island Networks Inc. <opensource@privateisland.tech>2026-06-05 19:46:16 -0400
committerPrivate Island Networks Inc. <opensource@privateisland.tech>2026-06-05 19:46:16 -0400
commit2e1a3767cf2d11cbfdc417ef1041889e2b656af8 (patch)
treeb9abb4e1bb980fe631375d2e925a8b3b42bcb554 /fp-lib-table
parent1798425b06c336942d2425b4bff13fdbdd4690e8 (diff)
update Agliex footprint and symbol, all schematic pages, move bank 3A to lpddr, create initial FPGA trace, import power circuit
Diffstat (limited to 'fp-lib-table')
-rw-r--r--fp-lib-table2
1 files changed, 1 insertions, 1 deletions
diff --git a/fp-lib-table b/fp-lib-table
index 69ebe47..93026b0 100644
--- a/fp-lib-table
+++ b/fp-lib-table
@@ -1,4 +1,4 @@
(fp_lib_table
(version 7)
- (lib (name "ML_MODULE_AGILEX") (type "KiCad") (uri "/Users/bcochran/Development/kicad/ml_module_agilex3/FOOTPRINTS.pretty") (options "") (descr "Local Footprint Library"))
+ (lib (name "ML_MODULE_FOOTPRINTS") (type "KiCad") (uri "${KIPRJMOD}/FOOTPRINTS.pretty") (options "") (descr "Local Footprint Library"))
)

Highly Recommended Verilog Books