sim - fw_ml_module - ML Module Agilex FW Project

about summary refs log tree commit diff homepage

path: root/sim

Mode	Name	Size
-rw-r--r--	.gitignore	113	log plain
d---------	data	34	log plain
d---------	lin	74	log plain
d---------	src	33	log plain
d---------	wav	40	log plain
d---------	win	254	log plain

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute

The Verilog Hardware Description Language

Verilog HDL A Guide to Digital Design and Synthesis