data « sim - fw_ml_module - ML Module Agilex FW Project

index : fw_ml_module

ML Module Agilex FW Project

Private Island Networks Inc.

about summary refs log tree commit diff homepage

path: root/sim/data

Mode	Name	Size
-rw-r--r--	ml.dat	1332	log plain

generated by cgit v1.2.3-8-gadcc (git 2.29.0) at 2026-05-24 15:49:38 +0000

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute

The Verilog Hardware Description Language

Verilog HDL A Guide to Digital Design and Synthesis