lin « sim - fw_ml_module - ML Module Agilex FW Project

about summary refs log tree commit diff homepage

path: root/sim/lin

Mode	Name	Size
-rw-r--r--	modelsim.ini	99434	log plain
-rw-r--r--	sim.do	1801	log plain

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute

The Verilog Hardware Description Language

Verilog HDL A Guide to Digital Design and Synthesis