summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/ip/rgmii_txd/ddro.ppf
blob: 2d6a4da3fb7458288e3fec291725c97b34aee456 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
<?xml version="1.0" encoding="UTF-8" ?>
<!DOCTYPE pinplan>
<pinplan intended_family="Cyclone 10 LP" variation_name="ddro" megafunction_name="ALTDDIO_OUT" specifies="all_ports">
<global>
<pin name="aclr" direction="input" scope="external"  />
<pin name="datain_h[5..0]" direction="input" scope="external"  />
<pin name="datain_l[5..0]" direction="input" scope="external"  />
<pin name="oe" direction="input" scope="external"  />
<pin name="outclock" direction="input" scope="external" source="clock"  />
<pin name="dataout[5..0]" direction="output" scope="external"  />

</global>
</pinplan>

Highly Recommended Verilog Books