summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/ip/rgmii_rxd/ddri.ppf
blob: b1742aae3a637828c5c0a9ca9e56a6383be3838e (plain)
1
2
3
4
5
6
7
8
9
10
11
<?xml version="1.0" encoding="UTF-8" ?>
<!DOCTYPE pinplan>
<pinplan intended_family="Cyclone 10 LP" variation_name="ddri" megafunction_name="ALTDDIO_IN" specifies="all_ports">
<global>
<pin name="datain[4..0]" direction="input" scope="external"  />
<pin name="inclock" direction="input" scope="external" source="clock"  />
<pin name="dataout_h[4..0]" direction="output" scope="external"  />
<pin name="dataout_l[4..0]" direction="output" scope="external"  />

</global>
</pinplan>

Highly Recommended Verilog Books