blob: 03c4cef834dd4fe92ee9c9dd7c18ef5e94d32f5c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
|
<?xml version="1.0" encoding="UTF-8" ?>
<!DOCTYPE pinplan>
<pinplan intended_family="Cyclone 10 LP" variation_name="ddrio" megafunction_name="ALTDDIO_BIDIR" specifies="all_ports">
<global>
<pin name="aclr" direction="input" scope="external" />
<pin name="datain_h[7..0]" direction="input" scope="external" />
<pin name="datain_l[7..0]" direction="input" scope="external" />
<pin name="inclock" direction="input" scope="external" source="clock" />
<pin name="inclocken" direction="input" scope="external" />
<pin name="oe" direction="input" scope="external" />
<pin name="outclock" direction="input" scope="external" source="clock" />
<pin name="outclocken" direction="input" scope="external" />
<pin name="dataout_h[7..0]" direction="output" scope="external" />
<pin name="dataout_l[7..0]" direction="output" scope="external" />
<pin name="padio[7..0]" direction="bidir" scope="external" />
</global>
</pinplan>
|
