summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/sim/src
diff options
context:
space:
mode:
Diffstat (limited to 'manufacturer/altera/cyclone10_lp/sim/src')
-rw-r--r--manufacturer/altera/cyclone10_lp/sim/src/tb.sv4
1 files changed, 2 insertions, 2 deletions
diff --git a/manufacturer/altera/cyclone10_lp/sim/src/tb.sv b/manufacturer/altera/cyclone10_lp/sim/src/tb.sv
index 9b6b3a2..25fbe75 100644
--- a/manufacturer/altera/cyclone10_lp/sim/src/tb.sv
+++ b/manufacturer/altera/cyclone10_lp/sim/src/tb.sv
@@ -26,8 +26,8 @@
`timescale 1ns / 1ps
-//`define TEST_ETOE
-`define ML_ENGINE
+`define TEST_ETOE
+//`define ML_ENGINE
//`define TEST_CONTROLLER
`define INCLUDED

Highly Recommended Verilog Books