summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/sim/sim.do
diff options
context:
space:
mode:
Diffstat (limited to 'manufacturer/altera/cyclone10_lp/sim/sim.do')
-rw-r--r--manufacturer/altera/cyclone10_lp/sim/sim.do4
1 files changed, 4 insertions, 0 deletions
diff --git a/manufacturer/altera/cyclone10_lp/sim/sim.do b/manufacturer/altera/cyclone10_lp/sim/sim.do
new file mode 100644
index 0000000..60d9627
--- /dev/null
+++ b/manufacturer/altera/cyclone10_lp/sim/sim.do
@@ -0,0 +1,4 @@
+vsim -voptargs="+acc" -i -l msim_transcript work.tb -L work -L rtl_work \
+-L lpm_ver -L sgate_ver -L altera_ver -L altera_mf_ver -L altera_lnsim_ver \
+-L altera_ver -L altera_mf_ver -L cyclone10lp_ver
+

Highly Recommended Verilog Books