summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/sim/lin/README
diff options
context:
space:
mode:
Diffstat (limited to 'manufacturer/altera/cyclone10_lp/sim/lin/README')
-rw-r--r--manufacturer/altera/cyclone10_lp/sim/lin/README33
1 files changed, 33 insertions, 0 deletions
diff --git a/manufacturer/altera/cyclone10_lp/sim/lin/README b/manufacturer/altera/cyclone10_lp/sim/lin/README
new file mode 100644
index 0000000..3aa3193
--- /dev/null
+++ b/manufacturer/altera/cyclone10_lp/sim/lin/README
@@ -0,0 +1,33 @@
+GEODSS Simulation Project README
+
+Simulator: questa Intel edition
+
+questa project file: geodss_sim.mpf
+
+Run project by launching vsim in the questa_fse/bin directory and open project using File->Open
+
+In the command console:
+
+do geodss.do
+
+do wave.do // brings up nets suitable for viewing end-to-end packet transmission from Camera to Ethernet
+
+run 10 us
+
+Project Description:
+
+Simulation of the GEODSS Cyclone 10 GX FPGA project that includes all IP blocks. Project has been most recently updated for simulating end-to-end connectivity between Camera Fiber 1 (phy1) and Etherent (phy0)
+
+Test bench file is source/tb.sv and has support for emulating the camera's TX path into the FPGA's RX SERDES receiver with disparity accurate data.
+
+If the FPGA project is modified, then be sure to re-run Tools->Generate Simulator Simulator Script inside Quartus.
+
+Make sure the SIMULATION directive is defined for top.v and mac_geodss.v
+
+
+
+
+
+
+
+

Highly Recommended Verilog Books