summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/sim/data
diff options
context:
space:
mode:
Diffstat (limited to 'manufacturer/altera/cyclone10_lp/sim/data')
-rw-r--r--manufacturer/altera/cyclone10_lp/sim/data/cont_query.dat14
1 files changed, 7 insertions, 7 deletions
diff --git a/manufacturer/altera/cyclone10_lp/sim/data/cont_query.dat b/manufacturer/altera/cyclone10_lp/sim/data/cont_query.dat
index 4590ab9..9f8719c 100644
--- a/manufacturer/altera/cyclone10_lp/sim/data/cont_query.dat
+++ b/manufacturer/altera/cyclone10_lp/sim/data/cont_query.dat
@@ -47,14 +47,14 @@ A8 // 168
0f
AC // UDP Checksum
E6
-02 // Msg Type
+01 // Msg Type
ed // Token
-01 // Address MSByte
-04 // Address LSByte
+08 // Address MSByte, Pkt Gen
+00 // Address LSByte
00 // Data MSbyte
00
00
-00 // Data LSbyte
+01 // Data LSbyte
00 // PAD
00
00
@@ -69,7 +69,7 @@ ed // Token
E3 //
95
184
-40 // Idle Clocks * 16
+20 // Idle Clocks * 16
55 // Preamble
55
55
@@ -121,8 +121,8 @@ AC // UDP Checksum
E6
02 // Msg Type
c3 // Token
-00 // Address MSByte
-10 // Address LSByte
+08 // Address MSByte
+00 // Address LSByte
01 // Data MSbyte
02
03

Highly Recommended Verilog Books