summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/betsy.qpf
diff options
context:
space:
mode:
Diffstat (limited to 'manufacturer/altera/cyclone10_lp/betsy.qpf')
-rw-r--r--manufacturer/altera/cyclone10_lp/betsy.qpf31
1 files changed, 31 insertions, 0 deletions
diff --git a/manufacturer/altera/cyclone10_lp/betsy.qpf b/manufacturer/altera/cyclone10_lp/betsy.qpf
new file mode 100644
index 0000000..c6aaaba
--- /dev/null
+++ b/manufacturer/altera/cyclone10_lp/betsy.qpf
@@ -0,0 +1,31 @@
+# -------------------------------------------------------------------------- #
+#
+# Copyright (C) 2023 Intel Corporation. All rights reserved.
+# Your use of Intel Corporation's design tools, logic functions
+# and other software and tools, and any partner logic
+# functions, and any output files from any of the foregoing
+# (including device programming or simulation files), and any
+# associated documentation or information are expressly subject
+# to the terms and conditions of the Intel Program License
+# Subscription Agreement, the Intel Quartus Prime License Agreement,
+# the Intel FPGA IP License Agreement, or other applicable license
+# agreement, including, without limitation, that your use is for
+# the sole purpose of programming logic devices manufactured by
+# Intel and sold by Intel or its authorized distributors. Please
+# refer to the applicable agreement for further details, at
+# https://fpgasoftware.intel.com/eula.
+#
+# -------------------------------------------------------------------------- #
+#
+# Quartus Prime
+# Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Lite Edition
+# Date created = 13:02:56 May 09, 2024
+#
+# -------------------------------------------------------------------------- #
+
+QUARTUS_VERSION = "23.1"
+DATE = "13:02:56 May 09, 2024"
+
+# Revisions
+
+PROJECT_REVISION = "betsy"

Highly Recommended Verilog Books