summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/betsy.cof
diff options
context:
space:
mode:
Diffstat (limited to 'manufacturer/altera/cyclone10_lp/betsy.cof')
-rw-r--r--manufacturer/altera/cyclone10_lp/betsy.cof32
1 files changed, 32 insertions, 0 deletions
diff --git a/manufacturer/altera/cyclone10_lp/betsy.cof b/manufacturer/altera/cyclone10_lp/betsy.cof
new file mode 100644
index 0000000..82b7d02
--- /dev/null
+++ b/manufacturer/altera/cyclone10_lp/betsy.cof
@@ -0,0 +1,32 @@
+<?xml version="1.0" encoding="US-ASCII" standalone="yes"?>
+<cof>
+ <eprom_name>MT25QL128</eprom_name>
+ <flash_loader_device>10CL025Y</flash_loader_device>
+ <output_filename>output_file.jic</output_filename>
+ <n_pages>1</n_pages>
+ <width>1</width>
+ <mode>7</mode>
+ <sof_data>
+ <user_name>Page_0</user_name>
+ <page_flags>1</page_flags>
+ <bit0>
+ <sof_filename>C:/Projects/PrivateIsland/pi-betsy/manufacturer/intel/cyclone10_lp/output_betsy/betsy.sof</sof_filename>
+ </bit0>
+ </sof_data>
+ <version>10</version>
+ <create_cvp_file>0</create_cvp_file>
+ <create_hps_iocsr>0</create_hps_iocsr>
+ <auto_create_rpd>0</auto_create_rpd>
+ <rpd_little_endian>1</rpd_little_endian>
+ <options>
+ <map_file>1</map_file>
+ </options>
+ <advanced_options>
+ <ignore_epcs_id_check>1</ignore_epcs_id_check>
+ <ignore_condone_check>2</ignore_condone_check>
+ <plc_adjustment>0</plc_adjustment>
+ <post_chain_bitstream_pad_bytes>-1</post_chain_bitstream_pad_bytes>
+ <post_device_bitstream_pad_bytes>-1</post_device_bitstream_pad_bytes>
+ <bitslice_pre_padding>1</bitslice_pre_padding>
+ </advanced_options>
+</cof> \ No newline at end of file

Highly Recommended Verilog Books