summaryrefslogtreecommitdiffhomepage
path: root/FOOTPRINTS.pretty/TP50.kicad_mod
blob: 1afdd5165707d50f3d70d4172d51a314b20cce84 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
(footprint "TP50"
	(version 20241229)
	(generator "pcbnew")
	(generator_version "9.0")
	(layer "F.Cu")
	(descr "TP50 ( 50 mils ).")
	(property "Reference" "REF**"
		(at 0 -1.335 0)
		(layer "F.SilkS")
		(uuid "c705c673-610f-45e1-9ce9-c540f8a9c275")
		(effects
			(font
				(size 1 1)
				(thickness 0.15)
			)
		)
	)
	(property "Value" "TP50"
		(at 0 1.335 0)
		(layer "F.Fab")
		(uuid "e338cc75-f126-417d-9f4f-bb84d9a8f010")
		(effects
			(font
				(size 1 1)
				(thickness 0.15)
			)
		)
	)
	(property "Datasheet" ""
		(at 0 0 0)
		(layer "F.Fab")
		(hide yes)
		(uuid "f8606d19-575c-4dfb-940c-52930252bf12")
		(effects
			(font
				(size 1 1)
				(thickness 0.15)
			)
		)
	)
	(property "Description" ""
		(at 0 0 0)
		(layer "F.Fab")
		(hide yes)
		(uuid "33d95fb6-e82a-4660-8989-3eaae5f531fe")
		(effects
			(font
				(size 1 1)
				(thickness 0.15)
			)
		)
	)
	(pad "1" smd circle
		(at 0 0)
		(size 1.27 1.27)
		(layers "F.Cu" "F.Mask" "F.Paste")
		(solder_paste_margin 0)
		(thermal_bridge_angle 90)
		(uuid "76a981a8-20aa-4c56-88b7-c65a746fe6ae")
	)
	(embedded_fonts no)
)

Highly Recommended Verilog Books