| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 8 days | project: create starting sheets for project and populate FPGA banksHEADmaster | Private Island Networks Inc. | |
| 2026-05-10 | add LTM4668A Quad Regulator and MT25Q Config ROM | Private Island Networks Inc. | |
| 2026-05-06 | initial commit of design template + starting local libraries | Private Island Networks Inc. | |
 |
index : ml_module_agilex3 | |
| ML Module using Agilex 3 for Betsy | Private Island Networks Inc. |
| summaryrefslogtreecommitdiffhomepage |
Highly Recommended Verilog Books
