ml_module_agilex3 - ML Module using Agilex 3 for Betsy

summary refs log tree commit diff homepage

path: root/ml_module_agilex3.kicad_dru

Age	Commit message (Collapse)	Author
11 days	update Agliex footprint and symbol, all schematic pages, move bank 3A to ↵	Private Island Networks Inc.
	lpddr, create initial FPGA trace, import power circuit

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute

The Verilog Hardware Description Language

Verilog HDL A Guide to Digital Design and Synthesis