| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2026-06-07 | power: connect all power pins as a first pass, update power symbols, update ↵ | Private Island Networks | |
| symbols as needed, update pcb with changes | |||
| 2026-06-05 | update Agliex footprint and symbol, all schematic pages, move bank 3A to ↵ | Private Island Networks Inc. | |
| lpddr, create initial FPGA trace, import power circuit | |||
 |
index : ml_module_agilex3 | |
| ML Module using Agilex 3 for Betsy, KiCad Project | Private Island Networks Inc. |
| summaryrefslogtreecommitdiffhomepage |
Highly Recommended Verilog Books
