summaryrefslogtreecommitdiffhomepage
path: root/fpga_banks_6e_6f.kicad_sch
AgeCommit message (Collapse)Author
10 dayspower: connect all power pins as a first pass, update power symbols, update ↵Private Island Networks
symbols as needed, update pcb with changes
12 daysupdate Agliex footprint and symbol, all schematic pages, move bank 3A to ↵Private Island Networks Inc.
lpddr, create initial FPGA trace, import power circuit

Highly Recommended Verilog Books