ml_module_agilex3 - ML Module using Agilex 3 for Betsy

summary refs log tree commit diff homepage

path: root/fpga_banks_6d_6e.kicad_sch

Age	Commit message (Collapse)	Author
8 days	project: create starting sheets for project and populate FPGA banksHEAD master	Private Island Networks Inc.

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute

The Verilog Hardware Description Language

Verilog HDL A Guide to Digital Design and Synthesis