summaryrefslogtreecommitdiffhomepage
path: root/fp-lib-table
AgeCommit message (Collapse)Author
11 daysupdate Agliex footprint and symbol, all schematic pages, move bank 3A to ↵Private Island Networks Inc.
lpddr, create initial FPGA trace, import power circuit
2026-05-06initial commit of design template + starting local librariesPrivate Island Networks Inc.
generated by cgit v1.2.3-8-gadcc (git 2.29.0) at 2026-06-16 16:18:30 +0000

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute
The Verilog Hardware Description Language
Verilog HDL A Guide to Digital Design and Synthesis