| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2026-06-05 | update Agliex footprint and symbol, all schematic pages, move bank 3A to ↵ | Private Island Networks Inc. | |
| lpddr, create initial FPGA trace, import power circuit | |||
| 2026-05-17 | add Agilex 3 PCB Footprint to symbol folder and place in PCB | Private Island Networks Inc. | |
 |
index : ml_module_agilex3 | |
| ML Module using Agilex 3 for Betsy, KiCad Project | Private Island Networks Inc. |
| summaryrefslogtreecommitdiffhomepage |
Highly Recommended Verilog Books
