summaryrefslogtreecommitdiffhomepage
path: root/fpga_banks_6e_6f.kicad_sch
diff options
context:
space:
mode:
authorPrivate Island Networks <opensource@privateisland.tech>2026-06-06 22:12:43 -0400
committerPrivate Island Networks <opensource@privateisland.tech>2026-06-06 22:12:43 -0400
commit86933a936908cf1a01698181401ef2459492cf42 (patch)
tree990cb984a0d2c247e91c7d69ad638136951d91f3 /fpga_banks_6e_6f.kicad_sch
parentbaeca37741a7a0c62ac98328a54c37726f16c5c0 (diff)
pcb: change from 4 layers to 6, rename signal and plane layer names, update zones for planes
Diffstat (limited to 'fpga_banks_6e_6f.kicad_sch')
0 files changed, 0 insertions, 0 deletions

Highly Recommended Verilog Books