aboutsummaryrefslogtreecommitdiffhomepage
path: root/sim/win/mentor
ModeNameSize
-rw-r--r--msim_setup.tcl20086logplain
-rw-r--r--run_msim_setup.tcl1484logplain
generated by cgit v1.2.3-8-gadcc (git 2.29.0) at 2026-05-24 15:49:54 +0000

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute
The Verilog Hardware Description Language
Verilog HDL A Guide to Digital Design and Synthesis