summaryrefslogtreecommitdiffhomepage
BranchCommit messageAuthorAge
maininitial commit after restarting project using schematic imports and manual sy...Private Island Networks Inc.5 weeks
v01pcb: further clean up and order some test boardsPrivate Island Networks Inc.2 weeks
v02project cleanup for schematic to resolve all ERC errors and warnings, add sym...Private Island Networks Inc.42 min.
 

Highly Recommended Verilog Books