summaryrefslogtreecommitdiffhomepage
BranchCommit messageAuthorAge
maininitial commit after restarting project using schematic imports and manual sy...Private Island Networks Inc.5 weeks
v01pcb: further clean up and order some test boardsPrivate Island Networks Inc.2 weeks
v02project cleanup for schematic to resolve all ERC errors and warnings, add sym...Private Island Networks Inc.42 min.
 
 
AgeCommit messageAuthor
42 min.project cleanup for schematic to resolve all ERC errors and warnings, add sym...v02Private Island Networks Inc.
6 hoursftdi sch: add eprom & related circuit, clean up various errors and warningsFaith Benjamin
28 hoursproject: ERC: change unconnected wire to ignore, update version to 0.2, add *...Private Island Networks Inc
28 hourssch: resolve hundreds of warnings & errors and add missing library partsPrivate Island Networks Inc
3 dayssymbols: clean up schematic symbol file and add three missing footprintsPrivate Island Networks Inc
5 dayssch: update FTDI JTAG by replacing or removing Altium import properties and s...Private Island Networks Inc
7 dayssch: change power symbols from Altium to Kicad NativeMishael Souverain
8 dayspcb: remove HLE alignment pins, realign layers, move power snippet into placePrivate Island Networks Inc.
9 daysreset and re-annotate all reference designators to use X 100 conventionPrivate Island Networks Inc.
10 daysinitial v02 commit with inclusion of ftdi and power snippetsPrivate Island Networks Inc.
[...]
 
Clone
https://privateisland.tech/repos/cgit.cgi/betsy

Highly Recommended Verilog Books