index
:
betsy
main
v01
v02
Betsy Maker Board,Open Source KiCad Project
Private Island Networks Inc.
summary
refs
log
tree
commit
diff
homepage
log msg
author
committer
range
Branch
Commit message
Author
Age
main
initial commit after restarting project using schematic imports and manual sy...
Private Island Networks Inc.
5 weeks
v01
pcb: further clean up and order some test boards
Private Island Networks Inc.
2 weeks
v02
project cleanup for schematic to resolve all ERC errors and warnings, add sym...
Private Island Networks Inc.
42 min.
Age
Commit message
Author
42 min.
project cleanup for schematic to resolve all ERC errors and warnings, add sym...
v02
Private Island Networks Inc.
6 hours
ftdi sch: add eprom & related circuit, clean up various errors and warnings
Faith Benjamin
28 hours
project: ERC: change unconnected wire to ignore, update version to 0.2, add *...
Private Island Networks Inc
28 hours
sch: resolve hundreds of warnings & errors and add missing library parts
Private Island Networks Inc
3 days
symbols: clean up schematic symbol file and add three missing footprints
Private Island Networks Inc
5 days
sch: update FTDI JTAG by replacing or removing Altium import properties and s...
Private Island Networks Inc
7 days
sch: change power symbols from Altium to Kicad Native
Mishael Souverain
8 days
pcb: remove HLE alignment pins, realign layers, move power snippet into place
Private Island Networks Inc.
9 days
reset and re-annotate all reference designators to use X 100 convention
Private Island Networks Inc.
10 days
initial v02 commit with inclusion of ftdi and power snippets
Private Island Networks Inc.
[...]
Clone
https://privateisland.tech/repos/cgit.cgi/betsy
Highly Recommended Verilog Books