summaryrefslogtreecommitdiffhomepage
AgeCommit message (Expand)Author
2026-07-08pcb: further clean up and order some test boardsHEADv01Private Island Networks Inc.
2026-07-06design files: DRC clean up of 400+ errors and warnings. Remaining errors and...Private Island Networks Inc.
2026-07-06jobset: configure GERBER and DRILL file settings as needed for PCB fabricationPrivate Island Networks Inc.
2026-07-06FOOTPRINTS: clean up several footprints to be consistent with Kicad layers an...Private Island Networks Inc.
2026-06-23add CERN license and update files to reference itPrivate Island Networks Inc.
2026-06-23start cleaning up split power plane, remove mounting holes from RJ45 symbolPrivate Island Networks Inc.
2026-06-22add globals for FLASH nets, so they connect between sheetsPrivate Island Networks Inc.
2026-06-22finish manual anotation of reference designators to align with Altium BetsyPrivate Island Networks Inc.
2026-06-21labels: Start using global labels and combining pagesPrivate Island Networks Inc.
2026-06-21initial commit after restarting project using schematic imports and manual sy...mainPrivate Island Networks Inc.
generated by cgit v1.2.3-8-gadcc (git 2.29.0) at 2026-07-23 21:05:01 +0000

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute
The Verilog Hardware Description Language
Verilog HDL A Guide to Digital Design and Synthesis