summaryrefslogtreecommitdiffhomepage
path: root/.gitignore
AgeCommit message (Expand)Author
30 hoursproject: ERC: change unconnected wire to ignore, update version to 0.2, add *...Private Island Networks Inc
2026-06-21initial commit after restarting project using schematic imports and manual sy...mainPrivate Island Networks Inc.
generated by cgit v1.2.3-8-gadcc (git 2.29.0) at 2026-07-23 23:32:47 +0000

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute
The Verilog Hardware Description Language
Verilog HDL A Guide to Digital Design and Synthesis