blob: 56f2c3cae770bef62ad2f199712bd9f46c690142 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
|
<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="privateisland" device="LFE5UM-45F-8BG381C" default_implementation="impl1">
<Options>
<Option name="HDL type" value="Verilog"/>
</Options>
<Implementation title="impl1" dir="impl1" description="impl1" synthesis="synplify" default_strategy="darsena">
<Options>
<Option name="HDL type" value="Verilog"/>
<Option name="def_top" value="top"/>
<Option name="include path" value="../../../source"/>
<Option name="lib" value="work"/>
<Option name="top" value="top"/>
</Options>
<Source name="source/top.v" type="Verilog" type_short="Verilog">
<Options top_module="top"/>
</Source>
<Source name="../../../source/bin_to_ascii.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
<Source name="../../../source/cam.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
<Source name="../../../source/clk_gen.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
<Source name="../../../source/controller.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
<Source name="../../../source/directives.v" type="Verilog" type_short="Verilog" excluded="TRUE">
<Options/>
</Source>
<Source name="../../../source/dpram.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
<Source name="../../../source/drop_fifo.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
<Source name="../../../source/ethernet_params.v" type="Verilog" type_short="Verilog" excluded="TRUE">
<Options/>
</Source>
<Source name="../../../source/fcs.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
<Source name="../../../source/half_fifo.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
<Source name="../../../source/i2c.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
<Source name="../../../source/interrupts.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
<Source name="../../../source/ipv4.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
<Source name="../../../source/link_timer.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
<Source name="../../../source/an.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
<Source name="../../../source/mac.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
<Source name="../../../source/mdio.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
<Source name="../../../source/mdio_cont.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
<Source name="../../../source/mdio_data_ti.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
<Source name="../../../source/metrics.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
<Source name="../../../source/pkt_filter.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
<Source name="../../../source/sgmii_params.v" type="Verilog" type_short="Verilog" excluded="TRUE">
<Options/>
</Source>
<Source name="../../../source/spi.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
<Source name="../../../source/switch.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
<Source name="../../../source/sync_fifo.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
<Source name="clarity/pcs/pcs.sbx" type="sbx" type_short="SBX">
<Options/>
</Source>
<Source name="clarity/pcs/pcs.v" type="Verilog" type_short="Verilog" excluded="TRUE">
<Options/>
</Source>
<Source name="clarity/pcs/refclk0/refclk0.v" type="Verilog" type_short="Verilog" excluded="TRUE">
<Options/>
</Source>
<Source name="clarity/pcs/sgmii0/sgmii0.v" type="Verilog" type_short="Verilog" excluded="TRUE">
<Options/>
</Source>
<Source name="clarity/pcs/sgmii0/sgmii0_softlogic.v" type="Verilog" type_short="Verilog" excluded="TRUE">
<Options/>
</Source>
<Source name="clarity/pcs/sgmii1/sgmii1.v" type="Verilog" type_short="Verilog" excluded="TRUE">
<Options/>
</Source>
<Source name="clarity/pcs/sgmii2/sgmii2.v" type="Verilog" type_short="Verilog" excluded="TRUE">
<Options/>
</Source>
<Source name="clarity/pcs/sgmii2/sgmii2_softlogic.v" type="Verilog" type_short="Verilog" excluded="TRUE">
<Options/>
</Source>
<Source name="clarity/pcs/sgmii3/sgmii3.v" type="Verilog" type_short="Verilog" excluded="TRUE">
<Options/>
</Source>
<Source name="boards/darsena/darsena_v02.lpf" type="Logic Preference" type_short="LPF">
<Options/>
</Source>
<Source name="boards/darsena/labs.rva" type="Reveal Analyzer Project File" type_short="RVA">
<Options/>
</Source>
<Source name="boards/darsena/labs.rvl" type="Reveal" type_short="Reveal">
<Options/>
</Source>
<Source name="programming/local_background.xcf" type="Programming Project File" type_short="Programming" excluded="TRUE">
<Options/>
</Source>
<Source name="programming/local_jtag.xcf" type="Programming Project File" type_short="Programming">
<Options/>
</Source>
<Source name="programming/read_device_status.xcf" type="Programming Project File" type_short="Programming" excluded="TRUE">
<Options/>
</Source>
</Implementation>
<Strategy name="darsena" file="boards/darsena/darsena.sty"/>
</BaliProject>
|