1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
|
// Verilog netlist produced by program ASBGen: Ports rev. 2.32, Attr. rev. 2.70
// Netlist written on Sat Mar 21 21:49:34 2020
//
// Verilog Description of module sgmii0
//
`timescale 1ns/1ps
module sgmii0 (hdoutp, hdoutn, hdinp, hdinn, rxrefclk,
tx_pclk, txi_clk, tx_full_clk, txdata, tx_k, xmit, tx_disp_correct,
rxdata, rx_k, rx_disp_err, rx_cv_err, signal_detect_c,
rx_los_low_s, lsm_status_s, ctc_urun_s, ctc_orun_s, rx_cdr_lol_s,
ctc_ins_s, ctc_del_s, tx_pcs_rst_c, rx_pcs_rst_c, rx_serdes_rst_c,
tx_pwrup_c, rx_pwrup_c, sci_wrdata, sci_addr, sci_rddata,
sci_en_dual, sci_sel_dual, sci_en, sci_sel, sci_rd, sci_wrn,
sci_int, cyawstn, rst_dual_c, serdes_rst_dual_c, serdes_pdb,
tx_serdes_rst_c, pll_refclki, sli_rst, pll_lol);
output hdoutp;
output hdoutn;
input hdinp;
input hdinn;
input rxrefclk;
output tx_pclk;
input txi_clk;
output tx_full_clk;
input [7:0]txdata;
input [0:0]tx_k;
input [0:0]xmit;
input [0:0]tx_disp_correct;
output [7:0]rxdata;
output [0:0]rx_k;
output [0:0]rx_disp_err;
output [0:0]rx_cv_err;
input signal_detect_c;
output rx_los_low_s;
output lsm_status_s;
output ctc_urun_s;
output ctc_orun_s;
output rx_cdr_lol_s;
output ctc_ins_s;
output ctc_del_s;
input tx_pcs_rst_c;
input rx_pcs_rst_c;
input rx_serdes_rst_c;
input tx_pwrup_c;
input rx_pwrup_c;
input [7:0]sci_wrdata;
input [5:0]sci_addr;
output [7:0]sci_rddata;
input sci_en_dual;
input sci_sel_dual;
input sci_en;
input sci_sel;
input sci_rd;
input sci_wrn;
output sci_int;
input cyawstn;
input rst_dual_c;
input serdes_rst_dual_c;
input serdes_pdb;
input tx_serdes_rst_c;
input pll_refclki;
input sli_rst;
output pll_lol;
wire n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11,
n12, n13, n14, n15, n16, n17, n18, n19, n20, n21,
n22, n23, n24, n25, n26, n27, n28, n29, n30, n31,
n32, n33, n34, n35, n36, n37, n38, n39, n40, n41,
n42, n45, n46, n47, n48, n49, n50, n51, n52, n53,
n54, n55, n56, n57, n58, n59, n60, n61, n62, n63,
n64, n65, n66, n67, n68, n69, n70, n71, n72, n73,
n74, n75, n76, n77, n78, n79, n80, n81, n82, n83,
n84, n85, n86, n87, n88, n89, n90, n91, n92, n93,
n94, n95, n96, n97, n98, n99, n100, _Z;
DCUA DCU0_inst (.CH0_HDINP(hdinp), .CH1_HDINP(1'b0), .CH0_HDINN(hdinn),
.CH1_HDINN(1'b0), .D_TXBIT_CLKP_FROM_ND(1'b0), .D_TXBIT_CLKN_FROM_ND(1'b0),
.D_SYNC_ND(1'b0), .D_TXPLL_LOL_FROM_ND(1'b0), .CH0_RX_REFCLK(rxrefclk),
.CH1_RX_REFCLK(1'b0), .CH0_FF_RXI_CLK(tx_pclk), .CH1_FF_RXI_CLK(1'b1),
.CH0_FF_TXI_CLK(txi_clk), .CH1_FF_TXI_CLK(1'b1), .CH0_FF_EBRD_CLK(tx_full_clk),
.CH1_FF_EBRD_CLK(1'b1), .CH0_FF_TX_D_0(txdata[0]), .CH1_FF_TX_D_0(1'b0),
.CH0_FF_TX_D_1(txdata[1]), .CH1_FF_TX_D_1(1'b0), .CH0_FF_TX_D_2(txdata[2]),
.CH1_FF_TX_D_2(1'b0), .CH0_FF_TX_D_3(txdata[3]), .CH1_FF_TX_D_3(1'b0),
.CH0_FF_TX_D_4(txdata[4]), .CH1_FF_TX_D_4(1'b0), .CH0_FF_TX_D_5(txdata[5]),
.CH1_FF_TX_D_5(1'b0), .CH0_FF_TX_D_6(txdata[6]), .CH1_FF_TX_D_6(1'b0),
.CH0_FF_TX_D_7(txdata[7]), .CH1_FF_TX_D_7(1'b0), .CH0_FF_TX_D_8(tx_k[0]),
.CH1_FF_TX_D_8(1'b0), .CH0_FF_TX_D_9(1'b0), .CH1_FF_TX_D_9(1'b0),
.CH0_FF_TX_D_10(xmit[0]), .CH1_FF_TX_D_10(1'b0), .CH0_FF_TX_D_11(tx_disp_correct[0]),
.CH1_FF_TX_D_11(1'b0), .CH0_FF_TX_D_12(1'b0), .CH1_FF_TX_D_12(1'b0),
.CH0_FF_TX_D_13(1'b0), .CH1_FF_TX_D_13(1'b0), .CH0_FF_TX_D_14(1'b0),
.CH1_FF_TX_D_14(1'b0), .CH0_FF_TX_D_15(1'b0), .CH1_FF_TX_D_15(1'b0),
.CH0_FF_TX_D_16(1'b0), .CH1_FF_TX_D_16(1'b0), .CH0_FF_TX_D_17(1'b0),
.CH1_FF_TX_D_17(1'b0), .CH0_FF_TX_D_18(1'b0), .CH1_FF_TX_D_18(1'b0),
.CH0_FF_TX_D_19(1'b0), .CH1_FF_TX_D_19(1'b0), .CH0_FF_TX_D_20(1'b0),
.CH1_FF_TX_D_20(1'b0), .CH0_FF_TX_D_21(1'b0), .CH1_FF_TX_D_21(1'b0),
.CH0_FF_TX_D_22(1'b0), .CH1_FF_TX_D_22(1'b0), .CH0_FF_TX_D_23(1'b0),
.CH1_FF_TX_D_23(1'b0), .CH0_FFC_EI_EN(1'b0), .CH1_FFC_EI_EN(1'b0),
.CH0_FFC_PCIE_DET_EN(1'b0), .CH1_FFC_PCIE_DET_EN(1'b0), .CH0_FFC_PCIE_CT(1'b0),
.CH1_FFC_PCIE_CT(1'b0), .CH0_FFC_SB_INV_RX(1'b0), .CH1_FFC_SB_INV_RX(1'b0),
.CH0_FFC_ENABLE_CGALIGN(1'b0), .CH1_FFC_ENABLE_CGALIGN(1'b0), .CH0_FFC_SIGNAL_DETECT(signal_detect_c),
.CH1_FFC_SIGNAL_DETECT(1'b0), .CH0_FFC_FB_LOOPBACK(1'b0), .CH1_FFC_FB_LOOPBACK(1'b0),
.CH0_FFC_SB_PFIFO_LP(1'b0), .CH1_FFC_SB_PFIFO_LP(1'b0), .CH0_FFC_PFIFO_CLR(1'b0),
.CH1_FFC_PFIFO_CLR(1'b0), .CH0_FFC_RATE_MODE_RX(1'b0), .CH1_FFC_RATE_MODE_RX(1'b0),
.CH0_FFC_RATE_MODE_TX(1'b0), .CH1_FFC_RATE_MODE_TX(1'b0), .CH0_FFC_DIV11_MODE_RX(1'b0),
.CH1_FFC_DIV11_MODE_RX(1'b0), .CH0_FFC_DIV11_MODE_TX(1'b0), .CH1_FFC_DIV11_MODE_TX(1'b0),
.CH0_FFC_RX_GEAR_MODE(1'b0), .CH1_FFC_RX_GEAR_MODE(1'b0), .CH0_FFC_TX_GEAR_MODE(1'b0),
.CH1_FFC_TX_GEAR_MODE(1'b0), .CH0_FFC_LDR_CORE2TX_EN(1'b0), .CH1_FFC_LDR_CORE2TX_EN(1'b0),
.CH0_FFC_LANE_TX_RST(tx_pcs_rst_c), .CH1_FFC_LANE_TX_RST(1'b0),
.CH0_FFC_LANE_RX_RST(rx_pcs_rst_c), .CH1_FFC_LANE_RX_RST(1'b0),
.CH0_FFC_RRST(rx_serdes_rst_c), .CH1_FFC_RRST(1'b0), .CH0_FFC_TXPWDNB(tx_pwrup_c),
.CH1_FFC_TXPWDNB(1'b0), .CH0_FFC_RXPWDNB(rx_pwrup_c), .CH1_FFC_RXPWDNB(1'b0),
.CH0_LDR_CORE2TX(1'b0), .CH1_LDR_CORE2TX(1'b0), .D_SCIWDATA0(sci_wrdata[0]),
.D_SCIWDATA1(sci_wrdata[1]), .D_SCIWDATA2(sci_wrdata[2]), .D_SCIWDATA3(sci_wrdata[3]),
.D_SCIWDATA4(sci_wrdata[4]), .D_SCIWDATA5(sci_wrdata[5]), .D_SCIWDATA6(sci_wrdata[6]),
.D_SCIWDATA7(sci_wrdata[7]), .D_SCIADDR0(sci_addr[0]), .D_SCIADDR1(sci_addr[1]),
.D_SCIADDR2(sci_addr[2]), .D_SCIADDR3(sci_addr[3]), .D_SCIADDR4(sci_addr[4]),
.D_SCIADDR5(sci_addr[5]), .D_SCIENAUX(sci_en_dual), .D_SCISELAUX(sci_sel_dual),
.CH0_SCIEN(sci_en), .CH1_SCIEN(1'b0), .CH0_SCISEL(sci_sel), .CH1_SCISEL(1'b0),
.D_SCIRD(sci_rd), .D_SCIWSTN(sci_wrn), .D_CYAWSTN(cyawstn), .D_FFC_SYNC_TOGGLE(1'b0),
.D_FFC_DUAL_RST(rst_dual_c), .D_FFC_MACRO_RST(serdes_rst_dual_c),
.D_FFC_MACROPDB(serdes_pdb), .D_FFC_TRST(tx_serdes_rst_c), .CH0_FFC_CDR_EN_BITSLIP(1'b0),
.CH1_FFC_CDR_EN_BITSLIP(1'b0), .D_SCAN_ENABLE(1'b0), .D_SCAN_IN_0(1'b0),
.D_SCAN_IN_1(1'b0), .D_SCAN_IN_2(1'b0), .D_SCAN_IN_3(1'b0), .D_SCAN_IN_4(1'b0),
.D_SCAN_IN_5(1'b0), .D_SCAN_IN_6(1'b0), .D_SCAN_IN_7(1'b0), .D_SCAN_MODE(1'b0),
.D_SCAN_RESET(1'b0), .D_CIN0(1'b0), .D_CIN1(1'b0), .D_CIN2(1'b0),
.D_CIN3(1'b0), .D_CIN4(1'b0), .D_CIN5(1'b0), .D_CIN6(1'b0),
.D_CIN7(1'b0), .D_CIN8(1'b0), .D_CIN9(1'b0), .D_CIN10(1'b0),
.D_CIN11(1'b0), .CH0_HDOUTP(hdoutp), .CH1_HDOUTP(n46), .CH0_HDOUTN(hdoutn),
.CH1_HDOUTN(n47), .D_TXBIT_CLKP_TO_ND(n1), .D_TXBIT_CLKN_TO_ND(n2),
.D_SYNC_PULSE2ND(n3), .D_TXPLL_LOL_TO_ND(n4), .CH0_FF_RX_F_CLK(n5),
.CH1_FF_RX_F_CLK(n48), .CH0_FF_RX_H_CLK(n6), .CH1_FF_RX_H_CLK(n49),
.CH0_FF_TX_F_CLK(tx_full_clk), .CH1_FF_TX_F_CLK(n50), .CH0_FF_TX_H_CLK(n7),
.CH1_FF_TX_H_CLK(n51), .CH0_FF_RX_PCLK(n8), .CH1_FF_RX_PCLK(n52),
.CH0_FF_TX_PCLK(tx_pclk), .CH1_FF_TX_PCLK(n53), .CH0_FF_RX_D_0(rxdata[0]),
.CH1_FF_RX_D_0(n54), .CH0_FF_RX_D_1(rxdata[1]), .CH1_FF_RX_D_1(n55),
.CH0_FF_RX_D_2(rxdata[2]), .CH1_FF_RX_D_2(n56), .CH0_FF_RX_D_3(rxdata[3]),
.CH1_FF_RX_D_3(n57), .CH0_FF_RX_D_4(rxdata[4]), .CH1_FF_RX_D_4(n58),
.CH0_FF_RX_D_5(rxdata[5]), .CH1_FF_RX_D_5(n59), .CH0_FF_RX_D_6(rxdata[6]),
.CH1_FF_RX_D_6(n60), .CH0_FF_RX_D_7(rxdata[7]), .CH1_FF_RX_D_7(n61),
.CH0_FF_RX_D_8(rx_k[0]), .CH1_FF_RX_D_8(n62), .CH0_FF_RX_D_9(rx_disp_err[0]),
.CH1_FF_RX_D_9(n63), .CH0_FF_RX_D_10(rx_cv_err[0]), .CH1_FF_RX_D_10(n64),
.CH0_FF_RX_D_11(n9), .CH1_FF_RX_D_11(n65), .CH0_FF_RX_D_12(n66),
.CH1_FF_RX_D_12(n67), .CH0_FF_RX_D_13(n68), .CH1_FF_RX_D_13(n69),
.CH0_FF_RX_D_14(n70), .CH1_FF_RX_D_14(n71), .CH0_FF_RX_D_15(n72),
.CH1_FF_RX_D_15(n73), .CH0_FF_RX_D_16(n74), .CH1_FF_RX_D_16(n75),
.CH0_FF_RX_D_17(n76), .CH1_FF_RX_D_17(n77), .CH0_FF_RX_D_18(n78),
.CH1_FF_RX_D_18(n79), .CH0_FF_RX_D_19(n80), .CH1_FF_RX_D_19(n81),
.CH0_FF_RX_D_20(n82), .CH1_FF_RX_D_20(n83), .CH0_FF_RX_D_21(n84),
.CH1_FF_RX_D_21(n85), .CH0_FF_RX_D_22(n86), .CH1_FF_RX_D_22(n87),
.CH0_FF_RX_D_23(n10), .CH1_FF_RX_D_23(n88), .CH0_FFS_PCIE_DONE(n11),
.CH1_FFS_PCIE_DONE(n89), .CH0_FFS_PCIE_CON(n12), .CH1_FFS_PCIE_CON(n90),
.CH0_FFS_RLOS(rx_los_low_s), .CH1_FFS_RLOS(n91), .CH0_FFS_LS_SYNC_STATUS(lsm_status_s),
.CH1_FFS_LS_SYNC_STATUS(n92), .CH0_FFS_CC_UNDERRUN(ctc_urun_s),
.CH1_FFS_CC_UNDERRUN(n93), .CH0_FFS_CC_OVERRUN(ctc_orun_s), .CH1_FFS_CC_OVERRUN(n94),
.CH0_FFS_RXFBFIFO_ERROR(n13), .CH1_FFS_RXFBFIFO_ERROR(n95), .CH0_FFS_TXFBFIFO_ERROR(n14),
.CH1_FFS_TXFBFIFO_ERROR(n96), .CH0_FFS_RLOL(rx_cdr_lol_s), .CH1_FFS_RLOL(n97),
.CH0_FFS_SKP_ADDED(ctc_ins_s), .CH1_FFS_SKP_ADDED(n98), .CH0_FFS_SKP_DELETED(ctc_del_s),
.CH1_FFS_SKP_DELETED(n99), .CH0_LDR_RX2CORE(n100), .CH1_LDR_RX2CORE(_Z),
.D_SCIRDATA0(sci_rddata[0]), .D_SCIRDATA1(sci_rddata[1]), .D_SCIRDATA2(sci_rddata[2]),
.D_SCIRDATA3(sci_rddata[3]), .D_SCIRDATA4(sci_rddata[4]), .D_SCIRDATA5(sci_rddata[5]),
.D_SCIRDATA6(sci_rddata[6]), .D_SCIRDATA7(sci_rddata[7]), .D_SCIINT(sci_int),
.D_SCAN_OUT_0(n15), .D_SCAN_OUT_1(n16), .D_SCAN_OUT_2(n17), .D_SCAN_OUT_3(n18),
.D_SCAN_OUT_4(n19), .D_SCAN_OUT_5(n20), .D_SCAN_OUT_6(n21), .D_SCAN_OUT_7(n22),
.D_COUT0(n23), .D_COUT1(n24), .D_COUT2(n25), .D_COUT3(n26),
.D_COUT4(n27), .D_COUT5(n28), .D_COUT6(n29), .D_COUT7(n30),
.D_COUT8(n31), .D_COUT9(n32), .D_COUT10(n33), .D_COUT11(n34),
.D_COUT12(n35), .D_COUT13(n36), .D_COUT14(n37), .D_COUT15(n38),
.D_COUT16(n39), .D_COUT17(n40), .D_COUT18(n41), .D_COUT19(n42),
.D_REFCLKI(pll_refclki), .D_FFS_PLOL(n45)) /* synthesis LOC=DCU0 CHAN=CH0 */ ;
defparam DCU0_inst.D_MACROPDB = "0b1";
defparam DCU0_inst.D_IB_PWDNB = "0b1";
defparam DCU0_inst.D_XGE_MODE = "0b0";
defparam DCU0_inst.D_LOW_MARK = "0d4";
defparam DCU0_inst.D_HIGH_MARK = "0d12";
defparam DCU0_inst.D_BUS8BIT_SEL = "0b0";
defparam DCU0_inst.D_CDR_LOL_SET = "0b00";
defparam DCU0_inst.D_TXPLL_PWDNB = "0b1";
defparam DCU0_inst.D_BITCLK_LOCAL_EN = "0b1";
defparam DCU0_inst.D_BITCLK_ND_EN = "0b0";
defparam DCU0_inst.D_BITCLK_FROM_ND_EN = "0b0";
defparam DCU0_inst.D_SYNC_LOCAL_EN = "0b1";
defparam DCU0_inst.D_SYNC_ND_EN = "0b0";
defparam DCU0_inst.CH0_UC_MODE = "0b0";
defparam DCU0_inst.CH0_PCIE_MODE = "0b0";
defparam DCU0_inst.CH0_RIO_MODE = "0b0";
defparam DCU0_inst.CH0_WA_MODE = "0b0";
defparam DCU0_inst.CH0_INVERT_RX = "0b1";
defparam DCU0_inst.CH0_INVERT_TX = "0b1";
defparam DCU0_inst.CH0_PRBS_SELECTION = "0b0";
defparam DCU0_inst.CH0_GE_AN_ENABLE = "0b0";
defparam DCU0_inst.CH0_PRBS_LOCK = "0b0";
defparam DCU0_inst.CH0_PRBS_ENABLE = "0b0";
defparam DCU0_inst.CH0_ENABLE_CG_ALIGN = "0b1";
defparam DCU0_inst.CH0_TX_GEAR_MODE = "0b0";
defparam DCU0_inst.CH0_RX_GEAR_MODE = "0b0";
defparam DCU0_inst.CH0_PCS_DET_TIME_SEL = "0b00";
defparam DCU0_inst.CH0_PCIE_EI_EN = "0b0";
defparam DCU0_inst.CH0_TX_GEAR_BYPASS = "0b0";
defparam DCU0_inst.CH0_ENC_BYPASS = "0b0";
defparam DCU0_inst.CH0_SB_BYPASS = "0b0";
defparam DCU0_inst.CH0_RX_SB_BYPASS = "0b0";
defparam DCU0_inst.CH0_WA_BYPASS = "0b0";
defparam DCU0_inst.CH0_DEC_BYPASS = "0b0";
defparam DCU0_inst.CH0_CTC_BYPASS = "0b0";
defparam DCU0_inst.CH0_RX_GEAR_BYPASS = "0b0";
defparam DCU0_inst.CH0_LSM_DISABLE = "0b0";
defparam DCU0_inst.CH0_MATCH_2_ENABLE = "0b1";
defparam DCU0_inst.CH0_MATCH_4_ENABLE = "0b0";
defparam DCU0_inst.CH0_MIN_IPG_CNT = "0b11";
defparam DCU0_inst.CH0_CC_MATCH_1 = "0x000";
defparam DCU0_inst.CH0_CC_MATCH_2 = "0x000";
defparam DCU0_inst.CH0_CC_MATCH_3 = "0x1BC";
defparam DCU0_inst.CH0_CC_MATCH_4 = "0x050";
defparam DCU0_inst.CH0_UDF_COMMA_MASK = "0x3ff";
defparam DCU0_inst.CH0_UDF_COMMA_A = "0x283";
defparam DCU0_inst.CH0_UDF_COMMA_B = "0x17C";
defparam DCU0_inst.CH0_RX_DCO_CK_DIV = "0b010";
defparam DCU0_inst.CH0_RCV_DCC_EN = "0b0";
defparam DCU0_inst.CH0_TPWDNB = "0b1";
defparam DCU0_inst.CH0_RATE_MODE_TX = "0b0";
defparam DCU0_inst.CH0_RTERM_TX = "0d19";
defparam DCU0_inst.CH0_TX_CM_SEL = "0b00";
defparam DCU0_inst.CH0_TDRV_PRE_EN = "0b0";
defparam DCU0_inst.CH0_TDRV_SLICE0_SEL = "0b00";
defparam DCU0_inst.CH0_TDRV_SLICE1_SEL = "0b00";
defparam DCU0_inst.CH0_TDRV_SLICE2_SEL = "0b01";
defparam DCU0_inst.CH0_TDRV_SLICE3_SEL = "0b01";
defparam DCU0_inst.CH0_TDRV_SLICE4_SEL = "0b00";
defparam DCU0_inst.CH0_TDRV_SLICE5_SEL = "0b00";
defparam DCU0_inst.CH0_TDRV_SLICE0_CUR = "0b000";
defparam DCU0_inst.CH0_TDRV_SLICE1_CUR = "0b000";
defparam DCU0_inst.CH0_TDRV_SLICE2_CUR = "0b11";
defparam DCU0_inst.CH0_TDRV_SLICE3_CUR = "0b00";
defparam DCU0_inst.CH0_TDRV_SLICE4_CUR = "0b00";
defparam DCU0_inst.CH0_TDRV_SLICE5_CUR = "0b00";
defparam DCU0_inst.CH0_TDRV_DAT_SEL = "0b00";
defparam DCU0_inst.CH0_TX_DIV11_SEL = "0b0";
defparam DCU0_inst.CH0_RPWDNB = "0b1";
defparam DCU0_inst.CH0_RATE_MODE_RX = "0b0";
defparam DCU0_inst.CH0_RX_DIV11_SEL = "0b0";
defparam DCU0_inst.CH0_SEL_SD_RX_CLK = "0b0";
defparam DCU0_inst.CH0_FF_RX_H_CLK_EN = "0b0";
defparam DCU0_inst.CH0_FF_RX_F_CLK_DIS = "0b0";
defparam DCU0_inst.CH0_FF_TX_H_CLK_EN = "0b0";
defparam DCU0_inst.CH0_FF_TX_F_CLK_DIS = "0b0";
defparam DCU0_inst.CH0_TDRV_POST_EN = "0b0";
defparam DCU0_inst.CH0_TX_POST_SIGN = "0b0";
defparam DCU0_inst.CH0_TX_PRE_SIGN = "0b0";
defparam DCU0_inst.CH0_REQ_LVL_SET = "0b00";
defparam DCU0_inst.CH0_REQ_EN = "0b1";
defparam DCU0_inst.CH0_RTERM_RX = "0d22";
defparam DCU0_inst.CH0_RXTERM_CM = "0b11";
defparam DCU0_inst.CH0_PDEN_SEL = "0b1";
defparam DCU0_inst.CH0_RXIN_CM = "0b11";
defparam DCU0_inst.CH0_LEQ_OFFSET_SEL = "0b0";
defparam DCU0_inst.CH0_LEQ_OFFSET_TRIM = "0b000";
defparam DCU0_inst.CH0_RLOS_SEL = "0b1";
defparam DCU0_inst.CH0_RX_LOS_LVL = "0b100";
defparam DCU0_inst.CH0_RX_LOS_CEQ = "0b11";
defparam DCU0_inst.CH0_RX_LOS_HYST_EN = "0b0";
defparam DCU0_inst.CH0_RX_LOS_EN = "0b1";
defparam DCU0_inst.CH0_LDR_RX2CORE_SEL = "0b0";
defparam DCU0_inst.CH0_LDR_CORE2TX_SEL = "0b0";
defparam DCU0_inst.D_TX_MAX_RATE = "1.25";
defparam DCU0_inst.CH0_CDR_MAX_RATE = "1.25";
defparam DCU0_inst.CH0_TXAMPLITUDE = "0d400";
defparam DCU0_inst.CH0_TXDEPRE = "DISABLED";
defparam DCU0_inst.CH0_TXDEPOST = "DISABLED";
defparam DCU0_inst.CH0_PROTOCOL = "GBE";
defparam DCU0_inst.D_ISETLOS = "0d0";
defparam DCU0_inst.D_SETIRPOLY_AUX = "0b00";
defparam DCU0_inst.D_SETICONST_AUX = "0b00";
defparam DCU0_inst.D_SETIRPOLY_CH = "0b00";
defparam DCU0_inst.D_SETICONST_CH = "0b00";
defparam DCU0_inst.D_REQ_ISET = "0b000";
defparam DCU0_inst.D_PD_ISET = "0b00";
defparam DCU0_inst.D_DCO_CALIB_TIME_SEL = "0b00";
defparam DCU0_inst.CH0_CDR_CNT4SEL = "0b00";
defparam DCU0_inst.CH0_CDR_CNT8SEL = "0b00";
defparam DCU0_inst.CH0_DCOATDCFG = "0b00";
defparam DCU0_inst.CH0_DCOATDDLY = "0b00";
defparam DCU0_inst.CH0_DCOBYPSATD = "0b1";
defparam DCU0_inst.CH0_DCOCALDIV = "0b001";
defparam DCU0_inst.CH0_DCOCTLGI = "0b010";
defparam DCU0_inst.CH0_DCODISBDAVOID = "0b0";
defparam DCU0_inst.CH0_DCOFLTDAC = "0b01";
defparam DCU0_inst.CH0_DCOFTNRG = "0b110";
defparam DCU0_inst.CH0_DCOIOSTUNE = "0b000";
defparam DCU0_inst.CH0_DCOITUNE = "0b00";
defparam DCU0_inst.CH0_DCOITUNE4LSB = "0b111";
defparam DCU0_inst.CH0_DCOIUPDNX2 = "0b1";
defparam DCU0_inst.CH0_DCONUOFLSB = "0b101";
defparam DCU0_inst.CH0_DCOSCALEI = "0b00";
defparam DCU0_inst.CH0_DCOSTARTVAL = "0b000";
defparam DCU0_inst.CH0_DCOSTEP = "0b00";
defparam DCU0_inst.CH0_BAND_THRESHOLD = "0d0";
defparam DCU0_inst.CH0_AUTO_FACQ_EN = "0b1";
defparam DCU0_inst.CH0_AUTO_CALIB_EN = "0b1";
defparam DCU0_inst.CH0_CALIB_CK_MODE = "0b0";
defparam DCU0_inst.CH0_REG_BAND_OFFSET = "0d0";
defparam DCU0_inst.CH0_REG_BAND_SEL = "0d0";
defparam DCU0_inst.CH0_REG_IDAC_SEL = "0d0";
defparam DCU0_inst.CH0_REG_IDAC_EN = "0b0";
defparam DCU0_inst.D_CMUSETISCL4VCO = "0b000";
defparam DCU0_inst.D_CMUSETI4VCO = "0b00";
defparam DCU0_inst.D_CMUSETINITVCT = "0b00";
defparam DCU0_inst.D_CMUSETZGM = "0b000";
defparam DCU0_inst.D_CMUSETP2AGM = "0b000";
defparam DCU0_inst.D_CMUSETP1GM = "0b000";
defparam DCU0_inst.D_CMUSETI4CPZ = "0d3";
defparam DCU0_inst.D_CMUSETI4CPP = "0d3";
defparam DCU0_inst.D_CMUSETICP4Z = "0b101";
defparam DCU0_inst.D_CMUSETICP4P = "0b01";
defparam DCU0_inst.D_CMUSETBIASI = "0b00";
defparam DCU0_inst.D_SETPLLRC = "0d1";
defparam DCU0_inst.CH0_RX_RATE_SEL = "0d8";
defparam DCU0_inst.D_REFCK_MODE = "0b001";
defparam DCU0_inst.D_TX_VCO_CK_DIV = "0b010";
defparam DCU0_inst.D_PLL_LOL_SET = "0b00";
defparam DCU0_inst.D_RG_EN = "0b0";
defparam DCU0_inst.D_RG_SET = "0b00";
assign n1 = 1'bz;
assign n2 = 1'bz;
assign n3 = 1'bz;
assign n4 = 1'bz;
assign n5 = 1'bz;
assign n6 = 1'bz;
assign n7 = 1'bz;
assign n8 = 1'bz;
assign n9 = 1'bz;
assign n10 = 1'bz;
assign n11 = 1'bz;
assign n12 = 1'bz;
assign n13 = 1'bz;
assign n14 = 1'bz;
assign n15 = 1'bz;
assign n16 = 1'bz;
assign n17 = 1'bz;
assign n18 = 1'bz;
assign n19 = 1'bz;
assign n20 = 1'bz;
assign n21 = 1'bz;
assign n22 = 1'bz;
assign n23 = 1'bz;
assign n24 = 1'bz;
assign n25 = 1'bz;
assign n26 = 1'bz;
assign n27 = 1'bz;
assign n28 = 1'bz;
assign n29 = 1'bz;
assign n30 = 1'bz;
assign n31 = 1'bz;
assign n32 = 1'bz;
assign n33 = 1'bz;
assign n34 = 1'bz;
assign n35 = 1'bz;
assign n36 = 1'bz;
assign n37 = 1'bz;
assign n38 = 1'bz;
assign n39 = 1'bz;
assign n40 = 1'bz;
assign n41 = 1'bz;
assign n42 = 1'bz;
assign n45 = 1'bz;
assign n46 = 1'bz;
assign n47 = 1'bz;
assign n48 = 1'bz;
assign n49 = 1'bz;
assign n50 = 1'bz;
assign n51 = 1'bz;
assign n52 = 1'bz;
assign n53 = 1'bz;
assign n54 = 1'bz;
assign n55 = 1'bz;
assign n56 = 1'bz;
assign n57 = 1'bz;
assign n58 = 1'bz;
assign n59 = 1'bz;
assign n60 = 1'bz;
assign n61 = 1'bz;
assign n62 = 1'bz;
assign n63 = 1'bz;
assign n64 = 1'bz;
assign n65 = 1'bz;
assign n66 = 1'bz;
assign n67 = 1'bz;
assign n68 = 1'bz;
assign n69 = 1'bz;
assign n70 = 1'bz;
assign n71 = 1'bz;
assign n72 = 1'bz;
assign n73 = 1'bz;
assign n74 = 1'bz;
assign n75 = 1'bz;
assign n76 = 1'bz;
assign n77 = 1'bz;
assign n78 = 1'bz;
assign n79 = 1'bz;
assign n80 = 1'bz;
assign n81 = 1'bz;
assign n82 = 1'bz;
assign n83 = 1'bz;
assign n84 = 1'bz;
assign n85 = 1'bz;
assign n86 = 1'bz;
assign n87 = 1'bz;
assign n88 = 1'bz;
assign n89 = 1'bz;
assign n90 = 1'bz;
assign n91 = 1'bz;
assign n92 = 1'bz;
assign n93 = 1'bz;
assign n94 = 1'bz;
assign n95 = 1'bz;
assign n96 = 1'bz;
assign n97 = 1'bz;
assign n98 = 1'bz;
assign n99 = 1'bz;
assign n100 = 1'bz;
assign _Z = 1'bz;
sgmii0sll_core sll_inst (.sli_rst(sli_rst), .sli_refclk(pll_refclki),
.sli_pclk(tx_pclk), .sli_div2_rate(1'b0), .sli_div11_rate(1'b0),
.sli_gear_mode(1'b0), .sli_cpri_mode({3'b000}), .sli_pcie_mode(1'b0),
.slo_plol(pll_lol));
defparam sll_inst.PPROTOCOL = "GBE";
defparam sll_inst.PLOL_SETTING = 0;
defparam sll_inst.PDYN_RATE_CTRL = "DISABLED";
defparam sll_inst.PPCIE_MAX_RATE = "2.5";
defparam sll_inst.PDIFF_VAL_LOCK = 20;
defparam sll_inst.PDIFF_VAL_UNLOCK = 40;
defparam sll_inst.PPCLK_TC = 65536;
defparam sll_inst.PDIFF_DIV11_VAL_LOCK = 0;
defparam sll_inst.PDIFF_DIV11_VAL_UNLOCK = 0;
defparam sll_inst.PPCLK_DIV11_TC = 0;
endmodule
|
