summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/lattice/ecp5um/boards/darsena/pin_mux.csv
blob: 5c6ec453fad15d09fd6d26fbe0dc713cafc877c3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
GPIO,Connector,ECP5 Ball,GIGE,SFP,SMA
,,,,,
pa[0],,C20,phy2_mdc,,
pa[1],,D19,phy2_mdio,sfp_los,
pa[2],,D20,phy2_resetn (O),sfp_rate_select,
pa[3],,,,sfp_pres_n,
pa[4],,,,sfp_i2c_scl,
pa[5],,,,sfp_tx_fault,
pa[6],,,,sfp_tx_disable,
pa[7],,,,sfp_i2c_sda,
pa[8],,,,,
pa[9],,,,,
,,,,,
,,,,,
,,,,,
ard_sda,,A19,,,
ard_scl,,B20,,,
ard_rxd1,,A18,,sfp_led6,
ard_rxd2,,A14,,sfp_led4,
ard_rxd3,,A7,,sfp_led2,
ard_txd1,,A17,,sfp_led5,
ard_txd2,,A10,,sfp_led3,
ard_txd3,,A6,,sfp_led1,

Highly Recommended Verilog Books